

Dual N-Ch Fast Switching MOSFETs

General Description

The CSN4A0206D is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent R_{DS(on)} and gate charge for most of the small power switching and load switch applications.

The CSN4A0206D meet the RoHS and Green Product requirement with full function reliability approved.

Features

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent C_{dv/dt} effect decline
- Green Device Available

Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	20	V
V _{GS}	Gate-Source Voltage	±8	V
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ 4.5V ¹	6	A
I _D @T _A =70°C	Continuous Drain Current, V _{GS} @ 4.5V ¹	4.8	A
I _{DM}	Pulsed Drain Current ²	30	A
P _D @T _A =25°C	Total Power Dissipation ³	1.1	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-ambient ¹	---	110	°C/W
R _{θJA}	Thermal Resistance Junction-Ambient ¹ (t ≤ 10s)	---	85	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	70	°C/W

Product Summary




BVDSS	R _{DS(on)}	ID
20V	25mΩ	6A

Applications

- High Frequency Point-of-Load Synchronous Small power switching for MB/NB/UMPC/VGA
- Networking DC-DC Power System
- Load Switch

TSOP6 Pin Configuration



N-Channel Electrical Characteristics ($T_J=25\text{ }^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	20	---	---	V
$\Delta BV_{DSS}/\Delta T_J$	BVDSS Temperature Coefficient	Reference to $25\text{ }^\circ\text{C}$, $I_D=1mA$	---	0.014	---	V/ $^\circ\text{C}$
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=4.5V, I_D=6A$	---	20	25	m Ω
		$V_{GS}=2.5V, I_D=5.2A$	---	25	32	
		$V_{GS}=1.8V, I_D=5A$	---	34	42	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=250\mu A$	0.3	0.5	1	V
$\Delta V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	-1.74	---	mV/ $^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=16V, V_{GS}=0V, T_J=25\text{ }^\circ\text{C}$	---	---	1	μA
		$V_{DS}=16V, V_{GS}=0V, T_J=55\text{ }^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 8V, V_{DS}=0V$	---	---	± 100	nA
gfs	Forward Transconductance	$V_{DS}=5V, I_D=6A$	---	29	---	S
R_g	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1MHz$	---	1.1	2.2	Ω
Q_g	Total Gate Charge (4.5V)	$V_{DS}=15V, V_{GS}=4.5V, I_D=6A$	---	10.4	14.6	nC
Q_{gs}	Gate-Source Charge		---	1.3	1.8	
Q_{gd}	Gate-Drain Charge		---	2.6	3.6	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=10V, V_{GS}=4.5V, R_G=3.3\Omega, I_D=6A$	---	3.2	6.4	ns
T_r	Rise Time		---	9.8	17.6	
$T_{d(off)}$	Turn-Off Delay Time		---	31	62	
T_f	Fall Time		---	3.6	7.2	
C_{iss}	Input Capacitance	$V_{DS}=15V, V_{GS}=0V, f=1MHz$	---	630	882	pF
C_{oss}	Output Capacitance		---	66	92	
C_{riss}	Reverse Transfer Capacitance		---	63	89	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_S	Continuous Source Current ^{1,4}	$V_G=V_D=0V$, Force Current	---	---	6	A
I_{SM}	Pulsed Source Current ^{2,4}		---	---	30	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V, I_S=1A, T_J=25\text{ }^\circ\text{C}$	---	---	1.2	V
t_{rr}	Reverse Recovery Time	$I_F=6A, di/dt=100A/\mu s, T_J=25\text{ }^\circ\text{C}$	---	5.4	---	nS
Q_{rr}	Reverse Recovery Charge		---	7	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch²FR-4 board with 20Z copper, $t \leq 10s$.
- 2.The data tested by pulsed, pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by $150\text{ }^\circ\text{C}$ junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

N-Channel Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J

Dual N-Ch Fast Switching MOSFETs




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform