CHIPSUN
芯 阳 科 技

CSN4A0206D

Dual N-Ch Fast Switching MOSFETs

General Description

The CSN4A0206D is the highest performance trench N-ch MOSFETs with extreme high cell density , which provide excellent RDSON and gate charge for most of the small power switching and load switch applications.

The CSN4A0206D meet the RoHS and Green Product requirement with full function reliability approved.

Product Summery

Green

BVDSS	RDSON	ID
20V	25mΩ	6A

Features

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent Cdv/dt effect decline
- Green Device Available

Applications

- High Frequency Point-of-Load Synchronous s
  Small power switching for MB/NB/UMPC/VGA
- Networking DC-DC Power System
- Load Switch

TSOP6 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	20	V
V_{GS}	Gate-Source Voltage	±8	V
I_D@T_A=25℃	Continuous Drain Current, V_{GS} @ 4.5V[1]	6	A
I_D@T_A=70℃	Continuous Drain Current, V_{GS} @ 4.5V[1]	4.8	A
I_{DM}	Pulsed Drain Current[2]	30	A
P_D@T_A=25℃	Total Power Dissipation[3]	1.1	W
T_{STG}	Storage Temperature Range	-55 to 150	℃
T_J	Operating Junction Temperature Range	-55 to 150	℃

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient [1]	---	110	℃/W
$R_{\theta JA}$	Thermal Resistance Junction-Ambient [1] (t ≤10s)	---	85	℃/W
$R_{\theta JC}$	Thermal Resistance Junction-Case[1]	---	70	℃/W

N-Channel Electrical Characteristics (T_J=25 ℃, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS}=0V , I_D=250uA	20	---	---	V
$\triangle BV_{DSS}/\triangle T_J$	BVDSS Temperature Coefficient	Reference to 25℃ , I_D=1mA	---	0.014	---	V/℃
$R_{DS(ON)}$	Static Drain-Source On-Resistance[2]	V_{GS}=4.5V , I_D=6A	---	20	25	mΩ
		V_{GS}=2.5V , I_D=5.2A	---	25	32	
		V_{GS}=1.8V , I_D=5A		34	42	
$V_{GS(th)}$	Gate Threshold Voltage	V_{GS}=V_{DS} , I_D =250uA	0.3	0.5	1	V
$\triangle V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	-1.74	---	mV/℃
I_{DSS}	Drain-Source Leakage Current	V_{DS}=16V , V_{GS}=0V , T_J=25℃	---	---	1	uA
		V_{DS}=16V , V_{GS}=0V , T_J=55℃	---	---	5	
I_{GSS}	Gate-Source Leakage Current	V_{GS}=±8V , V_{DS}=0V	---	---	±100	nA
gfs	Forward Transconductance	V_{DS}=5V , I_D=6A	---	29	---	S
R_g	Gate Resistance	V_{DS}=0V , V_{GS}=0V , f=1MHz	---	1.1	2.2	Ω
Q_g	Total Gate Charge (4.5V)	V_{DS}=15V , V_{GS}=4.5V , I_D=6A	---	10.4	14.6	nC
Q_{gs}	Gate-Source Charge		---	1.3	1.8	
Q_{gd}	Gate-Drain Charge		---	2.6	3.6	
$T_{d(on)}$	Turn-On Delay Time	V_{DD}=10V , V_{GS}=4.5V , R_G=3.3Ω I_D=6A	---	3.2	6.4	ns
T_r	Rise Time		---	9.8	17.6	
$T_{d(off)}$	Turn-Off Delay Time		---	31	62	
T_f	Fall Time		---	3.6	7.2	
C_{iss}	Input Capacitance	V_{DS}=15V , V_{GS}=0V , f=1MHz	---	630	882	pF
C_{oss}	Output Capacitance		---	66	92	
C_{rss}	Reverse Transfer Capacitance		---	63	89	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_S	Continuous Source Current[1,4]	V_G=V_D=0V , Force Current	---	---	6	A
I_{SM}	Pulsed Source Current[2,4]		---	---	30	A
V_{SD}	Diode Forward Voltage[2]	V_{GS}=0V , I_S=1A , T_J=25℃	---	---	1.2	V
t_{rr}	Reverse Recovery Time	IF=6A , dI/dt=100A/μs , T_J=25℃	---	5.4	---	nS
Q_{rr}	Reverse Recovery Charge		---	7	---	nC

Note :
1.The data tested by surface mounted on a 1 inch^2 FR-4 board with 2OZ copper, t ≤10s.
2.The data tested by pulsed , pulse width ≦ 300us , duty cycle ≦ 2%
3.The power dissipation is limited by 150℃ junction temperature
4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

N-Channel Typical Characteristics



Fig.1 Typical Output Characteristics



Fig.2 On-Resistance vs. Gate-Source



Fig.3 Forward Characteristics Of Reverse



Fig.4 Gate-Charge Characteristics



Fig.5 Normalized $V_{GS(th)}$ vs. T_J



Fig.6 Normalized R_{DSON} vs. T_J



Fig.7 Capacitance



Fig.8 Safe Operating Area



Fig.9 Normalized Maximum Transient Thermal Impedance



Fig.10 Switching Time Waveform



Fig.11 Gate Charge Waveform